INFORMATION CHANGE THE WORLD

International Journal of Image, Graphics and Signal Processing(IJIGSP)

ISSN: 2074-9074 (Print), ISSN: 2074-9082 (Online)

Published By: MECS Press

IJIGSP Vol.8, No.8, Aug. 2016

Area Reduction in Redundancy Module for an ECC Based Fault Tolerance in Digital Filters

Full Text (PDF, 624KB), PP.24-29


Views:66   Downloads:0

Author(s)

Jyoti Saini, Harpal Singh

Index Terms

Fault tolerance;ECC;Xilinx;Slices;LUT;Digital filters

Abstract

Due to the wide usage of digital filters in communication systems, reliability and area has to be considered and deficiency tolerant channel usage are required. Throughout the decades, there are number of techniques that have been proposed to achieve fault tolerance. As the number of parallel filters are increasing in any digital device, the redundancy module should also be small in size. In this paper, a simple technique of constant multiplication reduction method is introduced in the Error Correction Codes (ECC) based parallel filters in order to reduce the size of the redundant module. Main agenda is to reduce the size of the redundant module by not affecting the functionalityof the system. The proposed scheme is coded in HDL and simulation results are obtained by using Xilinx 12.1i. The presented result shows that the slices can be reduced and hence the size. As a result of reduction in size, the optimization of area can also be concluded.

Cite This Paper

Jyoti Saini, Harpal Singh,"Area Reduction in Redundancy Module for an ECC Based Fault Tolerance in Digital Filters", International Journal of Image, Graphics and Signal Processing(IJIGSP), Vol.8, No.8, pp.24-29, 2016.DOI: 10.5815/ijigsp.2016.08.04

Reference

[1]DevanandBhosleet al., "Medical Image Denoisings Using Bilateral Filter," I.J. Image, Graphics and Signal Processing, 2012, 6, 36-43, published online July 2012 in MECS.

[2]Z. Gao et al., "Fault tolerant parallel filters based on error correction codes," IEEE Trans. Very Large Scale Integr. Syst., vol. 23, no. 2, pp. 384–387, Feb. 2015.

[3]Z.Gao et al., "Efficient coding schemes for fault- tolerant parallel filters,"IEEE trans .on circuits and systems. vol.62.no.7,July 2015

[4]M. Nicolaidis, "Design for soft error mitigation," IEEE Trans. Device Mater. Rel., vol. 5, no. 3, pp. 405–418, Sep. 2005. 

[5]T. Hitana and A. K. Deb, "Bridging concurrent and non-concurrent error detection in FIR filters," in Proc. Norchip Conf., 2004, pp. 75–78.

[6]B. Shim and N. Shanbhag, "Energy-efficient soft error-tolerant digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 336–348, Apr. 2006.

[7]P. Reviriego, C. J. Bleakley, and J. A. Maestro, "Strutural DMR:A technique for implementation of soft-error-tolerant FIR filters,"IEEE Trans. Circuits Syst., Exp. Briefs, vol. 58, no. 8, pp The paper presents the implementation of a. 512 516,Aug. 2011.

[8]Y.-H. Huang, "High-efficiency soft-error-tolerant digital signal processing using fine-grain subword-detection processing," IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst., vol. 18, no. 2pp.291–304, Feb. 2010.

[9]Z. Gao, W. Yang, X. Chen, M. Zhao, and J. Wang, "Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design," in Proc. IEEE IOLTS, Jun. 2012, pp. 130–133.

[10]A. Sibille, C. Oestges, and A. Zanella, MIMO: From Theory to Implementation. San Francisco, CA, USA: Academic Press, 2010.

[11]P. P. Vaidyanathan. Multirate Systems and Filter Banks. Upper Saddle River, NJ, USA: Prentice-Hall, 1993.

[12]P. Reviriego, S. Pontarelli, C. Bleakley, and J. A. Maestro,"Area efficient concurrent error detection and correction for parallel filters," IET Electron. Lett., vol. 48, no. 20, pp. 1258–1260, Sep. 2012.

[13]S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall. 2004.

[14]IzzatAlsmadiet al., "Test cases reduction and selection optimization in testing web services," I.J. Information Engineering and Electronic Business, 2012, 5, 1-8 Published Online October 2012 in MECS.

[15]Sanjay singhet al., "Real- time FPGA based implementation of colour image edge detection,"I.J. Image, Graphics and Signal Processing, 2012, 12, 19-25 Published Online November 2012 in MECS.