International Journal of Information Technology and Computer Science(IJITCS)

ISSN: 2074-9007 (Print), ISSN: 2074-9015 (Online)

Published By: MECS Press

IJITCS Vol.6, No.9, Aug. 2014

Design of 12B/14B: A Novel SERDES Encoding Technique

Full Text (PDF, 413KB), PP.32-38

Views:96   Downloads:1


Ashok Kumar, Sanjeev Mehta

Index Terms

SERDES, BER, 8B/10B, Disparity, DC-balance, AC-coupled, Run-length


In satellite systems, large amount of high speed data is required to be transmitted from one system to another. Conventional parallel data transmission requires a large number of cables/interface-packages and results in large weight and volume. Parallel interface in a typical future camera system requires >8000 cables between camera electronics and data handling system. In addition, with increase in transmission rate, problems associated with crosstalk become more critical. One possible solution identified is serial interface, also termed as SERDES (SERializer/DESerializer) interface. A typical SERDES interface comprises of encoder/decoder, PLL, timing-control and multiplexer/de-multiplexer. Encoding of serial data solves high speed serial data transmission problems by incorporating clock embedding, DC balancing, sync info insertion and error detection. DC balancing also solves the issue of Inter-Symbol Interference (ISI). Available SERDES interface devices have limitations like poor reduction factor, no clock embedding or non-availability of space qualified part. Hence, an attempt is made to understand and implement SERDES encoder/decoder with a goal of indigenous SERDES ASIC development. Due to 12-bit input interface, a novel 12B/14B encoding technique is designed and developed. The developed technique preserves many good properties widely used 8B/10B encoding technique. FPGA simulation results achieved >50MSPS parallel rate which will lead to >700 Mpbs serial rate. Developed technique is very efficient and suitable for onboard implementation.

Cite This Paper

Ashok Kumar, Sanjeev Mehta,"Design of 12B/14B: A Novel SERDES Encoding Technique", International Journal of Information Technology and Computer Science(IJITCS), vol.6, no.9, pp.32-38, 2014. DOI: 10.5815/ijitcs.2014.09.04


[1]Datasheet of COTS SERDES (TLK2711, DS90UR241)Dave Lewis, “SERDES Architecture and Applications”, application note by National Semiconductor Corporation

[2]Ashok Kumar, Sanjeev Mehta, “Indigenous Development of SERDES Interface for Miniaturization”, 1st International conference on emerging technology trends in electronics, communication and networking, pp 1-6 (2012)

[3]X. Widmer and P. A. Franaszek, “A DC-Balanced, Partitioned -Block, 8Bl10B Transmission Code”, IBM J Res. Develop. 27, 440-451 (1983).

[4]Actel, “Implementing an 8B/10B Encoder/Decoder for Gigabit Ethernet in the Actel SX Family”, Application Note.

[5]XILINX, XAPP336 (v1.3), “Design of a 16b/20b Encoder/Decoder Using a CoolRunner XPLA3 CPLD”

[6]Lattice semiconductor Corporation,“8B/10B Encoder/Decoder”, Reference Design RD1012

[7]“Data Encoding Techniques”,

[8]Ashok Kumar, “Electrical evaluation of Very High Speed Data Transmission Device”, National Conference on Advances in Engineering and Science, April 2012.