Xinjiang Shao; Jian Liu; Jiyu Jin; Zhisen Wang; Nianyu Zou

A Low Power Consumption Architecture Model for Multiple Processors on Optical Printed Circuit Board

Full Text (PDF, 230KB), PP.16-21

Views: 0 Downloads: 0

Author(s)

Xinjiang Shao ^1,* Jian Liu ¹ Jiyu Jin ¹ Zhisen Wang ¹ Nianyu Zou ²

1. R&D Center of Integrated Measurement and Control, Dalian Polytechnic University, Liaoning, China

2. Research Institute of Photonics, Dalian Polytechnic University, Liaoning, China

* Corresponding author.

DOI: https://doi.org/10.5815/ijeme.2012.04.03

Received: 5 Jan. 2012 / Revised: 16 Feb. 2012 / Accepted: 28 Mar. 2012 / Published: 29 Apr. 2012

Index Terms

Optical interconnection, computer architecture, low power consumption, multiple processors

Abstract

Traditional single-core processors and multiprocessors architectures encounter some problems which are high heat generation, high cost to produce and high power consumption. In this paper, a model to achieve low power consumption by using several processors managed separately with useful energy saving strategies including switching the mode of processors, assign tasks to different CPUs, using optical fiber as transmitting media etc. is proposed. In this way, the architecture manages to disperse the energy dissipation. Some evaluations on power consumption, cost and performance are made which proves that it is an effective method to reduce the power consumption.

Cite This Paper

Xinjiang Shao,Jian Liu,Jiyu Jin,Zhisen Wang,Nianyu Zou,"A Low Power Consumption Architecture Model for Multiple Processors on Optical Printed Circuit Board", IJEME, vol.2, no.4, pp.16-21, 2012. DOI: 10.5815/ijeme.2012.04.03

Reference

[1]D.M. Pase and M.A. Eckl, "A comparison of single-core and dual-core Opteron processor performance for HPC," IBM xSeries Performance Development and Analysis, 2005.

[2]L. Chai, Q. Gao, and D.K. Panda, "Understanding the impact of multi-core architecture in cluster computing: A case study with Intel dual-core system," 2007.

[3]D. Geer, "Chip Makers Turn to Multicore Processors," Computer, vol. 38, 2005, pp. 11-13.

[4]J. Huh, D. Burger, and S.W. Keckler, "Exploring the design space of future CMPs," Parallel Architectures and Compilation Techniques, 2001. Proceedings. 2001 International Conference on, 2002, pp. 199-210.

[5]L. Noordergraaf and R. Zak, "SMP System Interconnect Instrumentation for Performance Analysis," Proceedings of the 2002 ACM/IEEE conference on Supercomputing, 2002, pp. 1-9.

[6]M.H. Cho, S.H. Hwang, H.S. Cho, and H.H. Park, "High-coupling-efficiency optical interconnection using a 90-bent fiber array connector in optical printed circuit boards," Photonics Technology Letters, IEEE, vol. 17, 2005, pp. 690-692.

[7]P.W. Dowd, "High performance interprocessor communication through optical wavelength division multiple access channels," Proceedings of the 18th annual international symposium on Computer architecture, 1991, p. 105.

[8]B. Mukherjee, "WDM optical communication networks: Progress and challenges," Selected Areas in Communications, IEEE Journal on, vol. 18, 2002, pp. 1810-1824.

[9]H. Cho, S. Member, P. Kapur, and K.C. Saraswat, "Power Comparison Between High-Speed Electrical and Optical Interconnects for Interchip Communication," Journal of Lightwave Technology, vol. 22, 2004, pp. 2021-2033.

[10]O. Wechsler, " Inside Intel ® Core ™ Microarchitecture: Setting New Standards for Energy-Efficient Performance," Technology, 2006, p. 1

International Journal of Education and Management Engineering (IJEME)