

# FPGA Implementation of Digital Controller for Simple and Maximum Boost Control of Three Phase Z-Source Inverter

**Bahram Rashidi**

Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran

E-mail: b.rashidi@ec.iut.ac.ir

**Abstract**— This paper presents, a high speed FPGA implementation of fully digital controller for three-phase Z-Source Inverter (ZSI) with two switching strategies include simple boost control and maximum boost control. In this method total of blocks are based on proposed digital circuits only with combinational logic and using pipelining technique. Since it is vital to have a high speed and effective ZSI controller, a novel digital design for pulse width modulation control have been implemented for simple and maximum boost control of the ZSI. The proposed digit controllers have been successfully synthesized and implemented by Quartus II 9.1V and Cyclone II FPGA, to target device EP2C20F484C6. Achieved result demonstrates that the proposed method has features including reconfigurable, low-cost, high speed and also it is very accurate.

**Index Terms**— ZSI, Simple and Maximum Boost Control, FPGA, Pipelining, Combinational Logic

## I. Introduction

The function of an inverter is to change a DC input voltage to an AC output voltage of desired frequency and magnitude. Output voltage could be fixed or variable at a fixed or variable frequency. Variable output voltages are obtained by varying the input DC voltage with maintaining the inverter gain. Meanwhile, if the DC input voltage fixed and not controllable, variable output voltage can be obtained by adjusting the modulation index which is usually done by implementing Pulse Width Modulation (PWM) control within the inverter [1]. Recently, developments in power electronics and semiconductor technology have lead improvements in power electronic systems. Hence, different circuit configuration namely Z-source inversion has become popular and considerable interest by the researcher is given to them [2]. The Z - source inverter has been proven experimentally and in the literature as an attractive single stage solution for buck-boost, three-phase DC-AC power conversion [3]. The Z-Source Inverter (ZSI) provides special features which can't be observed in the traditional Voltage Source Inverter (VSI):

- The Z-Source Inverter is a boost converter for DC-as power conversion and higher peak to peak AC output voltage can be obtained than available input voltage.
- A short circuit across any phase legs is allowed, so the dead time is not necessary. The cross conductive short circuit is called shoot through state and is similar to those in Current Source Inverter.
- Shorting of any phase legs provides a boost up capability thus must be carefully controlled.

As explained in above a short circuit across any phase legs is allowed, so control of transistors are very important. Two traditional control methods for ZSI are simple boost control and maximum boost control, we for creating a high accuracy and effective controller design a digital circuit. Features of this controller include reconfigurable, low-cost, high speed and also it is very accurate. The inverter controllers are included PWM, SPWM, modified SPWM, space vector PWM (SVPWM) and PWM proportional Z-Source Inverter (simple boost, maximum boost). These methods are implemented with two basic technologies according to control method. The first technology is based on devices include microcontrollers and DSP (Digital Signal Processor) with software control techniques, this group are implemented with high level language (C, C++, ...) and PWM signals and timers of microcontrollers and DSPs, thus this method is dependent devices and provides a rapid low-cost manufacturing solution for only special applications. However the for high-frequency switching power devices, with complex modulation schemes it is inappropriate. Some of researchers include [3] -[21] use these methods. For example for ZSI in [3] the authors present the optimal control of boost factor and capacitor voltage, reducing the voltage transistor stress under desired AC voltage level. Experiment implementation on TMS320F2812 DSP show possibility of accommodating blanking time DSP circuits for controlling shoot-through duty ratio without any additional external logic also a new configuration for ZSI was presented [21], with two inputs and outputs and is based on a nine-switch inverter. The control method is SVPWM that Prototypes of converters are

built using DSP. The FPGA comprises thousands of logic gates, some of which are grouped together as a configurable logic block (CLB) to simplify higher level circuit design. The simplicity and programmability of FPGA designate it as the most favorable choice for prototyping an ASIC. The advent of FPGA technology has enabled rapid prototyping of digital systems. However, with the advance of high-frequency switching power devices, complex modulation schemes can no longer be realized, even employing the most advanced digital signal processors, because of the high-speed switching requirement. This type of hardware architecture will become the major control scheme for advanced AC drives. Employing FPGA to realize PWM strategies provides advantages such as rapid prototyping, simple hardware and software design, higher switching frequency, and relieving the computation load of microprocessors. In recent years, motor control employing FPGA technology is receiving increased attention [22]–[30], for example in [24] used FPGA for implementation of the simplified SVPWM algorithm for three-phase voltage source inverter. In [25] used FPGA for multilevel multiphase Space Vector PWM algorithm. In [26] FPGA based multilevel pulse width modulation single phase inverter is implemented. In [27] an efficient strategy to generate high resolution three-phase pulse width modulation signal based on FPGA is implemented. In [28] implemented a simple realization of 5-segment discontinuous SVPWM based on FPGA and also on [29] an FPGA based digital space vector controller of voltage source inverter is implemented. But for ZSI only [30] presents a VHDL simulation of controller for ZSI suitable for Wind Energy Conversion System (WECS). The controller is designed and VHDL simulation carried out for traditional pulse width modulation as well as for the modified pulse width modulation employed with Z-Source Inverter. In [31] presents the design of a dual Z-source inverter that can be used with either a single DC source or two isolated DC sources. The dual inverter can be controlled using a carefully designed carrier-based PWM scheme that will always ensure balanced voltage boosting of the Z-Source Inverter while simultaneously achieving reduced common-mode switching. Because of the omission of dead-time delays in the dual-inverter PWM scheme, its switched common-mode voltage can be completely eliminated, unlike in traditional inverters, where narrow common-mode spikes are still generated. The presented PWM schemes can easily be modified to allow the inverter to operate without interruption. In [32], explores control methods for the current-fed Z-Source Inverter and their relationships of the current boost versus modulation index. A maximum boost control is presented to produce the maximum current boost under a given modulation index. The control method, relationships of current gain versus the modulation index and current stress versus current gain are analyzed.

This paper is organized as follows. In section II description of Z-Source Inverter is presented. Section

III discusses developing a strategy for FPGA-based Z-Source Inverter controller and gives a detailed description of the digital circuit's scheme for controller. Section IV describes the comparison of the hardware implementation and chip utilization and also the simulation results taken from Quartus II that verify the performance of the proposed work. Section V is the conclusion.

## II. Z-Source Inverter

As Explained in [33], the traditional inverters are VSI and current Source Inverter (CSI). The VSI based PWM VSI and CSI are characterized by relatively low efficiency because of switching losses and considerable EMI generation. Since switches are used in the main circuit, each is traditionally composed of power transistors and anti parallel diode. It provides bidirectional current flow and unidirectional voltage blocking capability. Thus inverter presents negligible switching losses and EMI generation at the line frequency. To avoid short circuiting of damaging deadline is allowing which provides a delay time between gating signals but it causes waveform distortion. In addition, both the V-source converter and the I-source converter have the following common problems.

- They are either a boost or a buck converter and cannot be a buck-boost converter. That is, their obtainable output voltage range is limited to either greater or smaller than the input voltage.
- Their main circuits cannot be interchangeable. In other words, neither the V-source converter main circuit can be used for the I-source converter, nor vice versa.
- They are vulnerable to Electromagnetic Interference (EMI) noise in terms of reliability.
- To produce any desired output a voltage, even greater than the line voltage, regardless of the input voltage, thus reducing motor ratings.
- Provide a ride-through during voltage sags without any additional circuits.
- Improve power factor reduces harmonic current and common-mode voltage.

In order to overcome the above problems of the traditional V-source and I-source converters, an impedance-source power converter. Fig. 1 shows the general ZSI structure. It employs a unique impedance network to couple the converter main circuit to the power source, load, or another converter, for providing unique features that cannot be observed in the traditional V- and I-source converters where a capacitor and inductor are used, respectively. The Z-Source Inverter overcomes the above-mentioned conceptual and theoretical barriers and limitations of the traditional

V-source converter and I-source converter and provides a novel power conversion concept. In Fig. 1, a two-port network that consists of a split-inductor  $L_1$  and capacitors and connected in X shape is employed to provide an impedance source coupling the converter to load. The DC source can be a battery, diode rectifier, thyristor converter, fuel cell, an inductor, a capacitor, or a combination of those.




Fig. 1: General structure of the Z-source inverter

As seen in the Fig. 1 a three-phase ZSI configuration. The inductance  $L_1$  and  $L_2$  can be provided through a split inductor or two separate inductors. The three-phase ZSI bridge has nine permissible switching states (vectors) unlike the traditional three-phase V-source inverter that has eight. The traditional three-phase V-source inverter has six active vectors when the DC voltage is impressed across the load and two zero vectors when the load terminals are shorted through either the lower or upper three devices, respectively. This shoot-through zero state is forbidden in the traditional V-source inverter. This third zeroes start the shoot-through zero state, which can be generated by seven different ways: shoot-through via any one phase leg, combinations of any two phase legs, and all three-phase legs. The ZSI makes the shoot-through zero state possible. This shoot-through zero state provides the unique buck-boost feature to the inverter more detail for ZSI is presented in [33].

### III. Switching Strategies and Implementation on FPGA

All the PWM schemes can be used to control the ZSI and their theoretical input-output relationships still hold. In every switching cycle, the two nonshoot-through zero states are used along with two adjacent active states to synthesize the desired voltage. When the DC voltage is highly desired AC voltage generates. But for ZSI and increase efficiency we use one modified carrier-based PWM control with shoot-through zero states that are evenly distributed among the three phase legs, while the equivalent active vectors are unchanged. Shoot-through zero state of ZSI can be in one leg, two legs or three legs. This paper implements two switching strategies include simple boost controls and maximum boost control that proportionally description in below:

### 3.1 Simple Boost Control Method

The best method for control and switching of ZSI is pulse width modulations. As described in [32], two PWM control methods, termed as the simple boost control method and the maximum boost control method has been explored, which result in the different relationships of the voltage boost inversion's ability versus the given modulation index  $M$ , because the aforementioned two methods can be regarded as the theoretical basis of various advanced PWM strategies such as the harmonic injection method and the space vector PWM method. It is seen from Fig. 2 that in the simple boost control, a straight line equal to or greater than the peak value of the three phase references is employed. The obtainable duty ratio of the shoot-through state can be regarded as a constant value, and its maximum value is limited to  $(1-M)$ . As seen in Fig. 2 two straight lines  $V_p$  and  $V_n$  determined amount of surface pulse the shoot-through state. If the carrier (triangular waveform) greater of the  $V_p$  shoot-through zero is take place and also if carrier less of the  $V_n$  shoot-through zero is taken place.




Fig. 2: Waveforms and switching strategies for the simple boost control

In following we present proposed digital design for this switching strategy and implementation it's on FPGA:

#### 3.1.1 Proposed Implementation of Simple Boost Control on FPGA

The FPGA is standard integrated circuits that can be programmed by a user to perform a variety of complex logic functions. The FPGA has the capability of being reconfigurable within a system, which can be a big advantage in applications that need multiple trial versions within development, offering reasonably fast time-to-market. They also offer greater raw performance per specific operation because of the resulting dedicated logic circuit. Logic circuits are designed by the programmer in a software (two common languages for FPGA design are called VHDL

and Verilog), then transferred into the FPGA chip [34]. This proposed method is including three parts:

1. Generate sinusoidal signal
2. Generate a triangular waveform
3. Pulse generation module

**3.1.1.1 Generate Sinusoidal Signal and Generation Strategy**

In order to generate 50Hz sinusoidal signal we extract 360 points of each  $220\sin(x)$ ,  $220\sin(x+120)$  and  $220\sin(x-120)$  and put each of 360 points in proportional Look Up Table (LUT). So by each rising edge of the clock signal one of the samples of the sine wave is transferred to the output. LUTs are synchronous with the rising edge clock signal thus provided good continuity in production sinusoidal waveform and we have a continuous waveform actually. In other hand, in comparison stage triangular waveform and sinusoidal signals these operations are performed on all samples in

each rising edge of the clock signal, so the comparison is synchronous with the clock and accuracy control method is very good. The input of LUT indeed is the same line addressing memory elements sinusoidal waveform samples stored in the LUT. Input lines of address are created by the address generator module. Proposed address generator module product address of  $x''000''$  to  $x''168''$  that equal 0 to 360 points of sine waveform. As shown in Fig. 3, the proposed address generator module first product address  $x''000''$  with each rising edge of the clock address generator is incremented one unit until address value equal with  $x''168''$  again state of address generator is change in  $x''000''$ . Schematic of proposed address generator module is shown in Fig. 3. As seen in Fig. 3 with each rising edge of the clock adder is increase one unit, amount of output adder is addressed and transfer to the output register. One comparator is used for comparing the last address (0x168) with output adder, if the last address detects output of D Flip-Flop is '0' so output register equal to zero, again address generator start with  $x''001''$  this cycle is repeated again.




Fig. 3: Schematic of proposed address generator module

**3.1.1.2 Generate Triangular Waveform**

In order for the implementation of triangular waveform generator module use a counter with two modes, include negative number and positive number. One multiplexer is the use for switch between these modes. In this proposed circuit first mode is '0' counter start of "0" to a maximum number (for example 300) then the mode is '1' and counting to minimum number (for example -300) again mode be '0', thus triangular

waveform is produced. Proposed digital design schematic is shown in Fig. 4 output D flip-flop is mode signal. In this circuit two comparators are used in proposed digital design one for comparing counter with maximum number and another for comparing counter with minimum number and also two adders are used in proposed digital design that one of adders is for increment one unit in mode '0' and another is for decrement one unit in mode '1'.




Fig. 4: Proposed digital schematic of triangular waveform generator

### 3.1.1.3 Pulse Generation Module

This block constitutes of three comparators so that with each rising edge of the clock one of the comparators compare one sample of the 50Hz sinusoidal waveform with one sample of 10KHz triangular waveform. If sample of 50Hz sinusoidal waveform is bigger than sample of 10KHz triangular waveform PWM\_a output signal be '1' and PWM\_na be '0' so that PWM\_a is not PWM\_na. Other comparators are for comparing  $V_n$  and  $V_p$  with samples of a triangular waveform if the triangular waveform is greater than  $V_p$  shoot-through zero state is taking place also if triangular waveform be less than  $V_n$  shoot-through zero state is taking place. One of the advantage proposed circuit is totally of the sample triangular

waveform is compared with  $V_n$  and  $V_p$  and each sample don't lose in comparison, thus comparison operation done completely because this circuit is synchronized with a clock signal. The PWM pulse is generated exactly. We increase speed by pipelining technique in proposed digital circuit. Pipelining is an implementation technique in which multiple data are overlapped in execution, also pipelining making digital designs fast. There are benefits in pipelining when the next data can process the following clock cycle. As a generic example in [35], consider the pipelined circuit. For each block, for example number  $i$ , are associated a maximum delay  $t_{max}(i)$  and an average one  $t_{av}(i)$ . The latency and throughput of the circuit of Fig. 5 are equal to  $n \cdot T_{clk}$ .




Fig. 5: Generic pipelined circuit

And  $1/T_{clk}$ , respectively where  $T_{clk} > \max \{ t_{max}(0), t_{max}(1), \dots, t_{max}(n-1) \}$ , that is,

Latency  $> n \cdot \max \{ t_{max}(0), t_{max}(1), \dots, t_{max}(n-1) \}$ ,  
Throughput  $< 1 / \max \{ t_{max}(0), t_{max}(1), \dots, t_{max}(n-1) \}$ .

In this design we apply pipelining technique by registers and two D Flip-Flops. Fig. 6 shows proposed digital design for only signals PWM\_a, for PWM\_b and PWM\_c digital circuit is similar.




Fig. 6: Proposed digital design for signals PWM\_a and PWM\_na

As seen in Fig. 6, four inputs  $V_C$ ,  $V_A$ ,  $V_n$  and,  $V_p$  are getting with each rising edge of the clock. We use three comparators, one comparator for comparing samples of a triangular waveform ( $V_C$ ) with samples of sinusoidal waveform ( $V_A$ ), another for comparing triangular waveform ( $V_C$ ) with the van and also a last

comparator for comparing triangular waveform ( $V_C$ ) with  $V_p$ . Multiplexers proportional output comparators determine '0' or '1' be signals PWM\_a and PWM\_na. Fig. 7 shows a total block diagram of proposed fully digital design simple boost switching on FPGA.




Fig. 7: Total block diagram of proposed fully digital design simple boost switching

**3.2 Maximum Boost Control Method**

For the maximum boost control method as shown in Fig. 8, the key point is that all zero states need to be turned into the shoot-through state so as to make the duty ratio as large as possible. Therefore, the shoot-through duty cycle varies in each cycle. As described in

[32], reducing the current stress under a desired current gain now becomes important to the control of current fed ZSI. Therefore, to minimize the current stress for any given current gain, we have to minimize B (boost factor) and maximum M (modulation index), with the restriction that their product is the desired value.




Fig. 8: Waveforms and switching strategies for maximum boost control

**3.2.1 Proposed Digital Circuit for Implementation of Maximum boost Control on FPGA**

The proposed implementation of maximum boost control on FPGA is similar to method for simple boost control, but the only pulse generation module is different. In the proposed digital circuit we use six comparators for comparing signals  $220\sin(x)$ ,  $220\sin(x+120)$  and  $220\sin(x-120)$ , with triangular waveform. In maximum boost control for shoot-through zero state if the triangle waveform is greater than three sinusoidal

signals the shoot-through zero state is applied other state for shoot-through zero state is when the triangle waveform to be less than three sinusoidal signals. Now for detecting these two states we use two AND logic gates with three inputs. Three outputs of comparators are connected to three inputs AND gate therefore if three inputs AND gate be '1' accordingly output AND gate is '1' then shoot-through zero state is applied. Fig. 9 shows proposed digital design for pulse generation module maximum boost control.




Fig. 9: Proposed digital design for pulse generation module maximum boost control

In this proposed design similar to simple boost control for increase speed and throughput use pipelining technique in proposed maximum boost control pulse generation module, this work is done with applied

registers and D Flip\_Flops. Fig. 10 shows a total block diagram of proposed fully digital design maximum boost switching on FPGA.




Fig. 10: Total block diagram of proposed digital design maximum boost switching

### IV. Comparison and Simulation

We designed a novel optimized and high performance fully digital controller on FPGA for switching control three phases ZSI. The proposed method has best performance hardware and software than conventional methods. The proposed method has been written with VHDL hardware description language.

In order to get actual numbers for the hardware usage thus this work was synthesized and implemented using Quartus II 9.1V software, cyclone II FPGA to target device EP2C20F484C6. Also for the verification of the proposed method, we do test and simulation. The Fig. 11 and Fig. 12 shows waveform result of proposed digital design for simple boost control and for maximum boost control.




Fig. 11: Waveform of proposed digital design for simple boost control




Fig. 12: Waveform of proposed digital design for maximum boost control

Table 1: Utilized hardware on fpga in proposed method

Proposed method	Device	Total logic elements	Total registers	Total memory bits	Max. Freq (MHz)
Simple boost	EP2C20F484C6	487(%3)	73	10752	241.8
Maximum boost	EP2C20F484C6	398(2%)	73	10752	223.3

Table 1 show utilized hardware on the FPGA and the type of device that has been used in proposed method.

## V. Conclusion

The aim of this paper is to develop and implement an FPGA based fully digital controller for ZSI with simple boost control and maximum boost control. The simulation results ensure the feasibility of the high-speed FPGA architecture of the novel proposed digital controller. The advantages of this technique over the others available in the literature include flexibility, high accuracy and reduced area. We first design proposed method based on the fully digital circuit, then implement in FPGA. In this paper, mainly we design and implementation of the digital modified pulse width modulation based on proposed digital circuits for switching control in three phase z-source inverter.

## References

- [1] N. M. Nayan, "Design of a Microcontroller-Based Converter for 3-Phase Brushless DC Motor Drives", Thesis, Masters of Science, Universiti Sains Malaysia, September 2009.
- [2] Sunil Panda, Anupam Mishra, B. Srinivas, "Control of Voltage Source Inverters using PWM/SVPWM for Adjustable Speed Drive Applications", the degree of Bachelor Of Technology In Electrical Engineering, National Institute Of Technology Rourkela, May 2009.
- [3] Arkadiusz Kulka, Tore Undeland, "Voltage Harmonic Control of Z-source Inverter for UPS Applications", IEEE Power Electronics and Motion Control Conference, 13th, pp. 657-662, 2008.
- [4] Couto, C.M. "Multi-mode microcontroller based PWM modulator suitable for fast vector control", Industrial Electronics, 1995. ISIE '95., Proceedings of the IEEE International Symposium on, Page(s): 660 - 667 vol.2
- [5] Islam, S.M.M. , et al "Microcontroller based sinusoidal PWM inverter for photovoltaic application", 1<sup>st</sup> IEEE International Conference on Developments in Renewable Energy Technology (ICDRET), 2009, pp. 1-4.
- [6] Muangjai, W., et al "Implementation of a carrier-based three-dimensional space vector PWM technique for three-phase four-leg voltage source converter with microcontroller", 4th IEEE Conference on Industrial Electronics and Applications, ICIEA 2009. , pp. 837-841.
- [7] Bodur, H. , Bakan, A.F. ; Sarul, M.H. , "Universal motor speed control with current controlled PWM AC chopper by using a microcontroller", Proceedings of IEEE International Conference on Industrial Technology 2000 , pp. 394-398 vol.2.
- [8] Sethuraman, S.K. , Saravanan, M.G. , "Microcontroller based PWM strategies for the real-time control and condition monitoring of AC drives", Sixth International Conference on Electrical Machines and Drives, 1993. (Conf. Publ. No. 376), pp. 400-405.
- [9] Sharif, G.M. , Mohaiminul Islam, S.M. ; Salim, K.M. , "Design & construction of microcontroller based maximum power point PWM charge controller for photovoltaic application", 1st International the Conference on Developments in Renewable Energy Technology ( ICDRET), 2009 , pp. 1-4.
- [10] Sethuraman, S.K. , Waheed, M.A. , "A single-chip microcontroller based real-time PWM inverter", Third International Conference Power Electronics and Variable-Speed Drives, , pp. 390-393, 1988.
- [11] Fernandez, A. , Sebastian, J. ; Hernando, M.M. ; Rodriguez, J. , "Design Tips for a General Purpose Application PWM Inverter Based on a Low Cost Microcontroller", 36<sup>th</sup> IEEE Conference Power Electronics Specialists, 2005, pp. 786-791.
- [12] Rahman, K.M. , Choudhury, M.A. "Dead-Time Compensated Pulsewidth Modulator for a 3-Phase VSI Implemented with an AT89C52 Microcontroller", International Conference on Electrical and Computer Engineering, 2006. , pp. 466 - 472.
- [13] Ismail, B. , Taib, S. ; Saad, A.R.M. ; Isa, M. ; Hadzer, C.M. , "Development of a Single Phase SPWM Microcontroller-Based Inverter", IEEE

- International Power and Energy Conference, 2006. , pp. 437 – 440.
- [14] Reimann, T. , Krummer, R. ; Franke, U. ; Petzoldt, J. ; Lorenz, L. , “Real time calculation of the chip temperature of power modules in PWM inverters using a 16 bit microcontroller”, The 12th International Symposium on Power Semiconductor Devices and ICs, 2000 , pp. 127 – 130.
- [15] Qazalbash, A.A. , Amin, A. ; Manan, A. ; Khalid, M. , “Design and implementation of microcontroller based PWM technique for sine wave inverter”, International Conference on Power Engineering, Energy and Electrical Drives, 2009., pp.163 – 167.
- [16] Zhong, H.Y. , Behera, A.K. ; Rashid, M.H. , “8096 microcontroller based field acceleration method control for induction motor with new digital PWM inverter technique”, IEEE Conference Record of the Industry Applications Society Annual Meeting, 1991 , pp. 1662 - 1668 vol.2.
- [17] M. G. Egan, J. M. Murphy, E. J. Heffernan, S. U. Lidholm, and M.L. McGrath, “An ASIC-based PWM waveform generator for AC motor control applications,” in IEEE Int. Symp. on Circuits and Systems. Proc., vol. 2, 1988, pp. 1369–1372.
- [18] T. C. Green, M. Mirkazemi-Moud, J. K. Goodfellow, and B. W. Williams, “Field-programmable gate-arrays and semi-custom designs for sinusoidal and current-regulated PWM,” in IEE Colloquium on ASIC Technology for Power Electronics Equipment, 1992, pp. 4-1/4-4.
- [19] M. Mirkazemi-Moud, T. C. Green, and B. W. Williams, “Use of ASIC technology in the design of two novel PWM generators,” in IEE 4<sup>th</sup> Int. Conf. on Power Electronics and Variable-Speed Drives, 1990, pp. 347–532.
- [20] J. M. Retif, B. Allard, X. Jorda, and A. Perez, “Use of ASIC’s in PWM techniques for power converters,” in Proc. IEEE IECON Conf. Rec., vol. 2, 1993, pp. 683–688.
- [21] Seyed Mohammad Dehghan, Mustafa Mohamadian, Ali Yazdian, and Farhad Ashrafzadeh, “A Dual-Input–Dual-Output Z-Source Inverter”, IEEE Transactions On Power Electronics, Vol. 25, No. 2, pp. 360-368, February 2010.
- [22] Sunil Panda, Anupam Mishra, B. Srinivas, “Control of Voltage Source Inverters using PWM/SVPWM for Adjustable Speed Drive Applications”, for degree of Bachelor of Technology, National Institute Of Technology Rourkela, May 2009.
- [23] Suryakant Behera, “FPGA based PWM techniques for controlling Inverter”, A thesis for the degree of Bachelor of Technology National Institute of Technology Rourkela , 2010.
- [24] D. N. Sonawane, M. S. Sutaone, B. N. Choudhari and Abhijeet Badurkar, “FPGA Implementation of Simplified SVPWM Algorithm for Three Phase Voltage Source Inverter”, International Journal of Computer and Electrical Engineering, Vol.2, No.6, pp. 1010-1017, December, 2010.
- [25] Óscar López, Jacobo Álvarez, Jesús Doval-Gandoy, and Francisco D. Freijedo, “Multilevel Multiphase Space Vector PWM Algorithm” IEEE Transactions On Industrial Electronics, Vol. 55, NO. 5, pp. 1933-1942, May 2008.
- [26] S. Mekhilef and A. Masaoud, “Xilinx FPGA Based Multilevel PWM Single Phase Inverter”, Electronic Journal of University Malaya (EJUM), Vol.1, No 2 December 2006 pp 40-45.
- [27] Tole Sutikno, Mochammad Facta, “An Efficient Strategy to Generate High Resolution Three-Phase Pulse Width Modulation Signal Based on Field Programmable Gate Array”, International Journal of Computer and Electrical Engineering, Vol. 2, No. 3, June, 2010.
- [28] Tole Sutikno, Auzani Jidin, and Mohd Farriz Basar, “Simple Realization of 5-Segment Discontinuous SVPWM Based on FPGA”, International Journal of Computer and Electrical Engineering, Vol. 2, No. 1, pp. 147-157, February, 2010.
- [29] Bahram Rashidi and Mehran Sabahi, “FPGA based digital space vector controller of voltage source inverter”, Elixir online journal, Power Electronics Engineering, pp. 8710-8714, 2012.
- [30] R.Bharanikumar, R.Senthilkumar, A.C. Yashini, and A. Nirmal Kumar, “FPGA Controller Based Z-Source Inverter for Wind Turbine Driven Permanent Magnet Generator”, IEEE Power India Conference Power System Technology, pp. 1-5, 2008.
- [31] Feng Gao, Student Member, IEEE, Poh Chiang Loh, Member, IEEE, Frede Blaabjerg, Fellow, IEEE, and D. Mahinda Vilathgamuwa, “Dual Z-Source Inverter With Three-Level Reduced Common-Mode Switching”, IEEE Transactions On Industry Applications, Vol. 43, No.6, pp. 1597-1608 November/December 2007.
- [32] Xupeng Fang, “Maximum Boost Control of the Current-Fed Z-Source Inverter”, Industrial Technology, ICIT. IEEE, pp.1-6, 2008.
- [33] F. Z. Peng, “Z-source inverter,” IEEE Transactions. Ind. Appl., vol. 39, no. 2, pp. 504–510, Mar./Apr. 2003.
- [34] “FPGAs: Field-Programmable Gate Arrays for Configurable Computing” written August, 2001 by D. Gaasterland for CMSC 411, Computer Systems Architecture, University of Maryland.

- [35] Jean-Pierre Deschamps, Ge ´ Ry Jean Antoine Bioul, Gustavo D. Sutter, "Synthesis Of Arithmetic Circuits", Published by John Wiley & Sons, Inc., Hoboken, New Jersey. Published simultaneously in Canada, 2006.



**Bahram Rashidi**, was born in 1986 in Boroujerd-Lorestan, Iran. He received his B.SC. Degree in Electrical Engineering from the Lorestan University, Iran, in 2009 and he received his M.SC. in the Tabriz university, Iran in 2011 also he is now Ph.D. student in Isfahan University of technology,

respectively. His research interests include digital signal processing, DSP processors, computer vision, Hardware modeling with hardware description languages VHDL and VERILOG, He now continues with his interest in digital circuit design with research in embedded processor systems and VLSI digital chip design.

**How to cite this paper:** Bahram Rashidi,"FPGA Implementation of Digital Controller for Simple and Maximum Boost Control of Three Phase Z-Source Inverter", International Journal of Information Technology and Computer Science(IJITCS), vol.5, no.4, pp.85-95, 2013.DOI: 10.5815/ijitcs.2013.04.10