International Journal of Mathematical Sciences and Computing (IJMSC)
IJMSC Vol. 2, No. 4, 8 Nov. 2016
Cover page and Table of Contents: PDF (size: 393KB)
Implementation of Fast and Efficient Mac Unit on FPGA
Full Text (PDF, 393KB), PP.24-33
Views: 0 Downloads: 0
Author(s)
Sachin Raghav
1,*
Rinkesh Mittal
1
Index Terms
MAC Unit, FPGA, FMA
Abstract
Floating-point arithmetic operations on digital systems have become an important aspect of research in recent times. Many architecture have been proposed and implemented by various researchers and their merits and demerits are compared. Floating point numbers are first converted into the IEEE 754 single or double precision format in order to be used in the digital systems. The arithmetic operations require various steps to be followed for the correct and accurate steps. In the proposed approach a fast and area efficient Carry Select Adder are implemented along with the parallel processing of various units used in the architecture. The result also verifies the proposed approach that shows a decrement of 27 % in the combinational path delay with an increment of around 8% in the number of LUTs used.
Cite This Paper
Sachin Raghav, Rinkesh Mittal,"Implementation of Fast and Efficient Mac Unit on FPGA", International Journal of Mathematical Sciences and Computing(IJMSC), Vol.2, No.4, pp.24-33, 2016.DOI: 10.5815/ijmsc.2016.04.03
Reference
[1]Han, Liu, Hao Zhang, and Seok-Bum Ko. "Decimal floating-point fused multiply-add with redundant internal encodings." IET Computers & Digital Techniques (2015).
[2]Pande, Kuldeep, AbhinavParkhi, ShashantJaykar, and AtishPeshattiwar. "Design and Implementation of Floating Point Divide-Add Fused Architecture." In Communication Systems and Network Technologies (CSNT), 2015 Fifth International Conference on, pp. 797-800. IEEE, 2015.
[3]Kakde, Sandeep, Mithilesh Mahindra, AtishKhobragade, and Nikit Shah. "FPGA Implementation of 128-Bit Fused Multiply Add Unit for Crypto Processors." In Security in Computing and Communications, pp. 78-85. Springer International Publishing, 2015.
[4]Manolopoulos, K., D. Reisis, and V. A. Chouliaras. "An efficient multiple precision floating-point Multiply-Add Fused unit." Microelectronics Journal 49 (2016): 10-18.
[5]He, Jun, and Ying Zhu. "Design and implementation of a quadruple floating-point fused multiply-add unit." In Proceedings of the 2nd International Conference on Computer Science and Electronics Engineering.Atlantis Press, 2013.
[6]Lupon, Marc, EnricGibert, GrigoriosMagklis, Sridhar Samudrala, RaúlMartínez, KyriakosStavrou, and David R. Ditzel. "Speculative hardware/software co-designed floating-point multiply-add fusion." ACM SIGPLAN Notices 49, no. 4 (2014): 623-638.
[7]Bruguera, Javier D., and Tomás Lang. "Floating-point fused multiply-add: reduced latency for floating-point addition." In Computer Arithmetic, 2005. ARITH-17 2005. 17th IEEE Symposium on, pp. 42-51. IEEE, 2005
[8]AtishKhobragade and Nikit Shah. "FPGA Implementation of 128-Bit Fused Multiply Add Unit for Crypto Processors." In Security in Computing and Communications, pp. 78-85. Springer International Publishing, 2015.
[9]Dhanabal, R., Sarat Kumar Sahoo, and V. Bharathi. "Implementation of Low Power and Area Efficient Floating-Point Fused Multiply-Add Unit." InProceedings of the International Conference on Soft Computing Systems, pp. 329-342. Springer India, 2016.
[10]Wu, Kun-Yi, Chih-Yuan Liang, Kee-Khuan Yu, and Shiann-RongKuang. "Multiple-mode floating-point multiply-add fused unit for trading accuracy with power consumption." In Computer and Information Science (ICIS), 2013 IEEE/ACIS 12th International Conference on, pp. 429-435. IEEE, 2013.
[11]Huang, Libo, Li Shen, Kui Dai, and Zhiying Wang. "A new architecture for multiple-precision floating-point multiply-add fused unit design." In 18th IEEE Symposium on Computer Arithmetic (ARITH'07), pp. 69-76. IEEE, 2007.
[12]Quinnell, Eric, Earl E. Swartzlander, and Carl Lemonds. "Floating-point fused multiply-add architectures." In 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers, pp. 331-337. IEEE, 2007.
[13]Saleh, Hani, and Earl E. Swartzlander. "A floating-point fused add-subtract unit." In 2008 51st Midwest Symposium on Circuits and Systems, pp. 519-522. IEEE, 2008.
[14]Samy, Rodina, Hossam AH Fahmy, RamyRaafat, Amira Mohamed, Tarek ElDeeb, and Yasmin Farouk. "A decimal floating-point fused-multiply-add unit." In 2010 53rd IEEE International Midwest Symposium on Circuits and Systems, pp. 529-532. IEEE, 2010.
[15]Singh, Harpreet, and Chakshu Goel. "Design Approaches for a Novel Reversible 4-bit Comparator." IJMSC-International Journal of Mathematical Sciences and Computing (IJMSC) 1.3 (2015):20.
[16]Quinnell, Eric, Earl E. Swartzlander Jr, and Carl Lemonds. "Bridge floating-point fused multiply-add design." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16, no. 12 (2008): 1727-1731.
[17]Saleh, Hani, and Earl E. Swartzlander. "A floating-point fused add-subtract unit." In 2008 51st Midwest Symposium on Circuits and Systems, pp. 519-522. IEEE, 2008.
[18]Samy, Rodina, Hossam AH Fahmy, RamyRaafat, Amira Mohamed, Tarek ElDeeb, and Yasmin Farouk. "A decimal floating-point fused-multiply-add unit." In 2010 53rd IEEE International Midwest Symposium on Circuits and Systems, pp. 529-532. IEEE, 2010.
[19]Galal, Sameh, and Mark Horowitz. "Energy-efficient floating-point unit design." IEEE Transactions on Computers 60, no. 7 (2011): 913-922.
[20]Preiss, Jochen, Maarten Boersma, and Silvia Melitta Mueller. "Advanced clockgating schemes for fused-multiply-add-type floating-point units." InComputer Arithmetic, 2009. ARITH 2009. 19th IEEE Symposium on, pp. 48-56. IEEE, 2009.