Work place: Department of Electronics and Communication Engineering, National Institute of Technology, Warangal, India
E-mail: gvc.nitw@gmail.com
Website:
Research Interests: Information Theory
Biography
V. Chaitanya was born in 1989 at Hyderabad in India. He obtained his B.Tech (Electronics and Communication Engineering) in 2012 from National Institute of Technology Warangal, India. He worked as a research intern at Indian Institute of Technology, Bombay and Indian Institute of Technology, Hyderabad, India in the areas of Digital Communication. He is currently working as an Engineer, Associate in LTE modem division at QualcommHyderabad. His research interests include Information Theory and Digital Communication.
By G V Chaitanya D Vamsee Krishna L Anjaneyulu
DOI: https://doi.org/10.5815/ijigsp.2013.04.08, Pub. Date: 8 Apr. 2013
Steganography is an art that involves communication of secret data in an appropriate carrier, eg. images, audio, video, etc. with a goal to hide the very existence of embedded data so as not to arouse an eavesdropper's suspicion. In this paper, a steganographic technique with high level of security and having a data hiding capacity close to 20% of cover image data has been developed. An adaptive and matched bit replacement method is used based on the sensitivity of Human Visual System (HVS) at different intensities. The proposed algorithm ensures that the generated stego image has a PSNR greater than 38.5 and is also resistant to visual attack. A three level security is infused into the algorithm which makes data retrieval from the stego image possible only in case of having all the right keys.
[...] Read more.Subscribe to receive issue release notifications and newsletters from MECS Press journals