Work place: Department of Electrical and Electronics Engineering, BITS Pilani Pilani - 333031, Rajasthan, India
E-mail: shivchetan@gmail.com
Website:
Research Interests: Computer Networks, Computer Architecture and Organization
Biography
Chetan Suresh is pursuing his undergraduate study in BITS-Pilani, Rajasthan, India. He is a final year student of Electrical and Electronics Engineering. Currently, he is working as a student intern in Cambridge Silicon Radio, Bangalore. His research interests are FPGA Prototyping and Computer Architecture.
By Chetan Suresh Sanjay Singh Ravi Saini Anil Kumar Saini
DOI: https://doi.org/10.5815/ijigsp.2013.05.07, Pub. Date: 28 Apr. 2013
Image scaling, fundamental task of numerous image processing and computer vision applications, is the process of resizing an image by pixel interpolation. Image scaling leads to a number of undesirable image artifacts such as aliasing, blurring and moiré. However, with an increase in the number of pixels considered for interpolation, the image quality improves. This poses a quality-time trade off in which high quality output must often be compromised in the interest of computation complexity. This paper presents a comprehensive study and comparison of different image scaling algorithms. The performance of the scaling algorithms has been reviewed on the basis of number of computations involved and image quality. The search table modification to the bicubic image scaling algorithm greatly reduces the computational load by avoiding massive cubic and floating point operations without significantly losing image quality.
[...] Read more.Subscribe to receive issue release notifications and newsletters from MECS Press journals