Farzaneh Zareie

Work place: Department of Computer Engineering, Iran University of Science and Technology, Tehran, Iran

E-mail: farzaneh_zareie@comp.iust.ac.ir

Website:

Research Interests: Parallel Computing, Programming Language Theory

Biography

Farzaneh Zareie received her MS degree from Iran University of Science and Technology (IUST) under supervision of Prof. Saeed Parsa in 2011. She was a member of software testing research group in Prof. Parsa’s Parallel Processing lab science 2009 and her research field is accurate bug localization techniques using program slicing. To that end, she has developed three non-parametric bug localization methods.

Author Articles
A Non-Parametric Statistical Debugging Technique with the Aid of Program Slicing (NPSS)

By Farzaneh Zareie Saeed Parsa

DOI: https://doi.org/10.5815/ijieeb.2013.02.02, Pub. Date: 8 Aug. 2013

A method is introduced in this paper, which promotes automated bug localization. It is based on the combination of two bug localization techniques, Non-Parametric Statistical Debugging and Backward Slicing. The proposed method, computes some vectors (called execution vectors) based on the status of each basic-block’s execution in running of test-cases. According to the behavior of each basic-block in failed test-cases and passed ones, two likelihoods are computed and regards to them, basic-blocks become prioritized. At last static slice of program and dynamic backward slice for one failed test-case are computed. While seeking for faulty statement in ranked basic-blocks, the method either returns the basic-block’s statements in the static backward slice or the part of it presented in the computed dynamic backward slice. NPSS has been applied on the Siemens test suite, space, grep and gzip. Our experimental study shows the accuracy and effectiveness of the method in accurate bug localization.

[...] Read more.
Other Articles