International Journal of Image, Graphics and Signal Processing (IJIGSP)
IJIGSP Vol. 8, No. 2, 8 Feb. 2016
Cover page and Table of Contents: PDF (size: 700KB)
Power Optimization of Configurable Logic Block in FPGA via Controlling Logic State of Virtual Ground Voltage
Full Text (PDF, 700KB), PP.45-52
Views: 0 Downloads: 0
Author(s)
Shoaib Shokuhi
1,*
Ali Hosseini
1
Index Terms
Power optimization, logic gates, Field Programmable Gate Array, simulation, power gated, look up Table, Configurable Logic Block, Virtual Ground voltage
Abstract
In this article, power optimization is investigated in Configurable Logic Block (CLB) of Field Programmable Gate Array (FPGA) for 65nm technology via controlling Virtual Ground Voltage (Vssv) state that follows Power-Gated standard. Initially different Configurable Logic Block are designed through the logic gates and then expanded via adding Look Up Table circuit (LUT) in inputs; afterwards, the samples of Configurable Logic blocks are investigated in two logic states of Virtual Ground Voltage =0 and Virtual Ground Voltage =1 regarding the power dissipation; whereas 100µs is time reference for simulation of time controller of Virtual Ground Voltage function. First Configurable Logic Block are kept at logic state of Virtual Ground Voltage =1(power gated) for 10µs out of 100µs and remaining time at logic state of Virtual Ground Voltage =0 (power not gated); then the simulation test is repeated up to 50µs in 5 steps for each Configurable Logic Block sample. Finally the result shows that reduction being at logic state of Virtual Ground Voltage =0 in a constant time period has linear effect on decreasing average power. With the Configurable Logic Block in operation for 50% of the total time in Virtual Ground Voltage =1 logic state, the average power reduces up to 49% in the best case scenario. Meanwhile the Configurable Logic Block can still preserve its logic state.
Cite This Paper
Shoaib Shokuhi, Ali Hosseini,"Power Optimization of Configurable Logic Block in FPGA via Controlling Logic State of Virtual Ground Voltage", International Journal of Image, Graphics and Signal Processing(IJIGSP), Vol.8, No.2, pp.45-52, 2016. DOI: 10.5815/ijigsp.2016.02.06
Reference
[1]J. Friedrich, B. McCredie, N. James, B. Huott, B. Curran, E. Fluhr, E.Chan, G. Mittal, D. Plass, Y. Chan, S. Chu, H. Le, L. Clark, J. Ripley, S. Taylor, J. Dilullo, and M. Lanzerotti, "Design of the Power6 microprocessor,"in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007,pp. 96–97.
[2]H. Iwai, "CMOS Technology—Year 2010 and Beyond," IEEE J. Solid-State Circuits, vol. 34, pp. 357–366, Mar. 1999.
[3]Anis, M.H.; Allam, M.W.; Elmasry, M.I., "Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies," in Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.10, no.2, pp.71-78, April 2002
[4]Tran, C.Q.; Kawaguchi, H.; Sakurai, T., "95% Leakage-Reduced FPGA using Zigzag Power-gating, Dual-VTH/VDD and Micro-VDD-Hopping," in Asian Solid-State Circuits Conference, 2005 , vol., no., pp.149-152, Nov. 2005
[5]L.Benini and G.D.Mecheli. "State assignment for low power dissipation" IEEE J Solid- state circuits, vol 30, no.2, pp.258-268, mar. 1995.
[6]Kursun, V.; Friedman, E.G., "Domino logic with variable threshold voltage keeper," in Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.11, no.6, pp.1080-1093, Dec. 2003
[7]S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "A 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30,no. 8, pp. 847–854, Aug. 1995.
[8]S. G. Narendra and A. Chandrakasan, Eds., Leakage in Nanometer CMOS Technologies. New York: Springer, 2005.
[9]J.Semon and Y.Shin "Design and optimization of Power-Gated circuits with autonomous data retention," IEEE TRANSACTION ON [VLSI]SYSTEMS ,VOL 19,no.2, pp.227-235,feb 2011 .
[10]H. Mair, A.Wang, G. Gammie, D. Scott, P. Royannez, S. Gururajarao, M. Chau, R. Lagerquist, L. Ho, M. Basude, N. Culp, A. Sadate, D. Wilson, F. Dahan, J. Song, B. Carlson, and U. Ko, "A 65-nm mobile multimedia applications processor with an adaptive power management scheme to compensate for variations," in Proc. Symp. VLSICircuits, Jun. 2007, pp. 224–225.
[11]Yan Lin; Fei Li; Lei He, "Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction," in Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific , vol.1, no., pp.645-650 Vol. 1, 18-21 Jan. 2005
[12]Rahman, Arifur; Das, S.; Tuan, T.; Trimberger, S., "Determination of Power Gating Granularity for FPGA Fabric," in Custom Integrated Circuits Conference, 2006. CICC '06.IEEE , vol., no., pp.9-12, 10-13 Sept. 2006
[13]Bsoul, A.A.M.; Wilton, S.J.E., "An FPGA architecture supporting dynamically controlled power gating," in Field-Programmable Technology (FPT), 2010 International Conference on , vol., no., pp.1-8, 8-10 Dec. 2010
[14]Ishihara, S.; Hariyama, M.; Kameyama, M., "A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating," in Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.19, no.8, pp.1394-1406, Aug. 2011
[15]Bsoul, A.A.M.; Wilton, S.J.E., "An FPGA with power-gated switch blocks," in Field-Programmable Technology (FPT), 2012 International Conference on , vol., no., pp.87-94, 10-12 Dec. 2012
[16]Goeders, J.B.; Wilton, S.J.E., "VersaPower: Power estimation for diverse FPGA architectures," in Field-Programmable Technology (FPT), 2012 International Conference on , vol., no., pp.229-234, 10-12 Dec. 2012.
[17]Chin HauHoo; Yajun Ha; Kumar, A., "A directional coarse-grained power gated FPGA switch box and power gating aware routing algorithm," in Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on , vol., no., pp.1-4, 2-4 Sept. 2013
[18]Bsoul, A.A.M.; Wilton, S.J.E.; Tsoi, K.H.; Luk, W., "An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating," in Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.PP, no.99, pp.1-1, feb. 2015
[19]Ayorinde, Oluseyi; He Qi; Yu Huang; Calhoun, Benton H., "Using island-style bi-directional intra-CLB routing in low-power FPGAs," in Field Programmable Logic and Applications (FPL), 2015 25th International Conference on , vol., no., pp.1-7, 2-4 Sept. 2015
[20]RABAEY, J; CHANDRAKASAN, A.; NIKOLIC, B. Digital Integrated Circuits: a design perspective. 2nd Edition. Prentice Hall, 2003. ISBN: 0-13-090996-3.
[21]Bhavya Daya; Low-Power Configurable Logic Block (CLB) Design for FPGAs, http://web.mit.edu/ 2009
[22]George, V., et al., "The Design of a Low Energy FPGA," ISLPED 1999.