International Journal of Intelligent Systems and Applications (IJISA)
IJISA Vol. 7, No. 8, 8 Jul. 2015
Cover page and Table of Contents: PDF (size: 411KB)
Design of Low Power Sequential Circuit by using Adiabatic Techniques
Full Text (PDF, 411KB), PP.45-50
Views: 0 Downloads: 0
Author(s)
Priyanka Ojha
1,*
Charu Rana
1
Index Terms
Adiabatic Switching, Energy Dissipation, AC Power Supply, Inverter, D Latch And D Flip-Flop
Abstract
Various adiabatic logic circuits can be used for minimizing the power dissipation. To enhance the functionality and performance of circuit two adiabatic logic families PFAL and ECRL have been used and compared with CMOS logic circuit design. In this paper, A MASTER-SLAVE D flip-flop is proposed by the use of SPICE simulation on 90nm technology files. The simulation result shows that PFAL is a better energy saving techniques then ECRL logic circuit.
Cite This Paper
Priyanka Ojha, Charu Rana, "Design of Low Power Sequential Circuit by using Adiabatic Techniques", International Journal of Intelligent Systems and Applications(IJISA), vol.7, no.8, pp.45-50, 2015. DOI:10.5815/ijisa.2015.08.06
Reference
[1]J.S Denker, “A review of adiabatic computing,” in IEEE Symp. On Low Power Electronics, pp.94-97, 1994.
[2]William C. Athas, Lars “J.” Svensson, Member, IEEE, Jeffrey G. Koller, Nestoras Tzartzanis, and Eric Ying-Chin Chou, Student Member, IEEE, “Low power digital system based on adiabatic-switching principles,” IEEE Trans. VLSI Systems, vol.2, no.4, pp.398-407, Dec. 1994.
[3]A. Kramer, J. S. Denker, S. C. Avery, A. G. Dickinson, and T. R. Wik, “Adiabatic computing with the 2N-2N2D logic family,” in IEEE Symp. on VLSI Circuits Dig. of Tech. papers, pp. 25-26, Jun. 1994.
[4]Y-Moon and D. K. Jeong, “An efficient charge recovery logic circuits,” IEEE J. Solid-State Circuits, Vol.31, no.4, pp.514-522, Apr. 1996.
[5]A. Vetuli, S. Di Pascoli, and L. M. Reyneri, “Positive feedback adiabatic logic,” Electronic Letters, vol.32, pp. 1867-1869, Sept. 1996.
[6]Kramer, J. Denker, B. Flower and J. Moroney, “Second order adiabatic computation with 2N-2P and 2N-2N2P logic circuits,” Proceedings of international symposium on low power design, pp. 191-196, 1995.
[7]Blotti, S. D. Pascoli, R. Saletti, and D. S. Landsiedel, “Sample model for positive feedback adiabatic logic power consumption estimation,” Electronics Letters, vol.36, no. 2, pp. 116-118, Jan. 2000.
[8]Blotti, S. D. Pascoli, R. Saletti, and D. S. Landsiedel, “Improving the positive feedback adiabatic logic family,” in Advances in Radio Science, pp. 221-225, 2004.
[9]K. Lo and P. C. H. Chan, “An adiabatic differential logic for low power digital systems,” IEEE Trans. Circuits Syst. II, vol. 46, pp. 1245-1250, Sept. 1999.
[10]V. G. Oklobdzija, D. Maksimovic, L. Fengcheng, “Pass-transistor adiabatic logic using single power-clock supply,” IEEE Trans. Circ. Syst. II, vol. 44, pp. 842-846, Oct. 1997.
[11]W. C. Athas, J. G. Koller, and L. J. Svensson, “An energy-efficient CMOS line driver using adiabatic switching,” Proceeding Fourth Great Lakes Symp. VLSI Design, pp. 196-199, Mar. 1994.
[12]T. Indermauer and M. Horowitz, “Evaluation of charge recovery circuits and adiabatic switching for low power design,” Technical Digest IEEE Sym. Low Power Electronics, San Diego, pp. 102-103, Oct. 2002.
[13]Shweta Chauhan, Deepesh Ranka, Kamlesh Yadav, Rakesh Kumar Yadav, Ashwani K. Rana, “Four phase clocking rule for energy efficient digital circuits- an adiabatic concept ,” International Conference on Computer and Communication Technology (ICCCT), pp. 209-214, IEEE, 2011.
[14]Rakesh Kumar Yadav, Ashwani K. Rana, Shweta Chauhan, “Adiabatic technique for energy efficient logic circuits design,” Procceding of ICETECT, pp. 776-780, IEEE, 2011.
[15]Ashmeet Kaur Bakshi, Manoj Sharma, “Design of basic gates using ECRL and PFAL,” International Conf. on Computer and Communication Technology (ICCCT), pp. 580-585, IEEE, 2013.
[16]Atul Kumar Maurya, Gagnesh Kumar, “Adiabatic logic: energy efficient technique for VLSI applications,” International Conf. on Computer and Communication Technology (ICCCT), pp. 234-238, IEEE, 2011.
[17]Ettore Amirante, Agnese Bargagli-Stffi, Jurgen Fischer, Giueppe Iannaccone, and Doris Schmitt Landsiedel, “Variations of the power dissipation in adiabatic logic gates,” in Proc. 11th Int. Workshop PATMOS, Yverdon-Les-Bains, Switzerland, pp. 9.1.1-10, Sept. 2001.
[18]M. Eisele, J. Berthold, D. S. Landsiedel, R. Mahnkopf, “The Impact of Intra-Die Device Parameter Variations on Path Delays and on the Design for Yield of Low Voltage Digital Circuits,” IEEE Transactions on VLSI Systems, Vol. 5, No. 4, pp. 360-368, Dec. 1997.
[19]R. T. Hinman and M. F. Schlecht, “Power dissipation measurements on recovered energy logic,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp. 19–20, June 1994.
[20]J. G Koller, W. C. Athas, “Adiabatic switching, low enrgy computing, and the physics of storing and erasing information,” in Physics and Computation, pp. 267-270, Oct. 1992.
[21]Reginald H. Vanlalchaka, Soumik Roy, “Power eifficient odd parity generator and checker,” in Emerging Trends and Applications in Computer Science, pp. 65-69, Sept. 2013.
[22]Dr. D. Somasundareswari, A. K. Kumar, Dr. D. Duraisamy, G. Sabarinathan, “Asynchronous design of energy efficient full adder,” in International Conference on Computer Communication and Informatics, pp. 1-6, Jan. 2013.
[23]V. S. Kanchana Bhaaskaran, “Asymmertical positive feedback adiabatic logic for low power and higher frequency,” in International Conference on Advances in Recent Technologies in Communication and Computing, pp. 5-9, Oct. 2010.
[24]A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low-power CMOS digital design,” in IEEE Journal Solid- State Circ., vol. 27, no. 4, pp. 473-484, April 1992.
[25]R. T. Hinman and M. F. Schlecht, “Power dissipation measurements on recovered energy logic,” in IEEE Symp. On VLSI Circuits Dig. Of tech. Papers, pp. 19-20, June 1994.
[26]L. G. Heller and W. R. Griffin, “Cascode voltage switch logic: A differential CMOS logic family,” in ISSCC Dig. Tech. Papers, pp. 16-17, 1984.
[27]Mohammad Gholami, Gholamreza Ardeshir, H. Miar-Naimi, “A noise and mismatches of delay cells and their effects on DLLs,” in IJISA, Vol. 6, No. 5, pp. 37-43, April 2014.
[28]Sanjay Singh, Ravi Saini, Anil K. Saini, AS Mandal, Chandra Shekhar, “Performance evaluation of different memory components for FPGA based embedded system design for video processing application,” in IJISA, Vol. 5, No. 12, Nov. 2013.
[29]Ch. Praveen Kumar, S. K. Tripathy, Rajeev Tripathi, “High Performance Sequential Circuits with Adiabatic Complementary Pass-Transistor Logic (ACPL) ,” in TENCON 2009, IEEE, pp. 1-4.
[30]Moshe Avital, Hadar dagan, Itamar Levi, Osnat Keren, and Alexander Fish, “DPA-Secured Quasi-Adiabatic Logic (SQAL) for Low-Pwer Passaive RFID Tags Emplying S-Boxes” in IEEE transaction on circuits and systems, Vol. 62, No.1, pp. 149-156,January 2015.
[31]Yango Wu, Weijiang Zhang, and Jianping Hu, “Adiabatic 4-2 Compressors for Low-Power Multiplier” in IEEE Circuits and Systems, Vol. 2, pp. 1473-1476.
[32]Abhishek Agal. Pardeep, Bal Krishan, “comparative analysis of various SRAM cells with low power, high read stability and low area” in IJEM, Vol. 4, No. 3, pp. 1-12, December 2014.