International Journal of Modern Education and Computer Science (IJMECS)
IJMECS Vol. 7, No. 5, 8 May 2015
Cover page and Table of Contents: PDF (size: 461KB)
An Energy-Efficient and Robust Voltage Level Converter for Nanoelectronics
Full Text (PDF, 461KB), PP.1-7
Views: 0 Downloads: 0
Author(s)
Index Terms
Nanoelectronics, Carbon nanotube field effect transistor (CNTFET), Low-power design, Voltage level converter
Abstract
Low-power design has recently become very important especially in nanoelectronic VLSI circuits and systems. Functioning of circuits at ultra-low voltages leads to lower power consumption per operation. An efficient method is to separate the logic blocks based on their performance requirement and applying a specific supply voltage for each block. In order to prevent an enormous static current in these multi-VDD circuits, voltage level converters are essential. This study presents an energy-efficient and robust single-supply level converter (SSLC) based on multi-threshold carbon nanotube FETs (CNTFETs). Unique characteristics of the CNTFET device and transistor stacking are utilized suitably to reduce the power and energy consumption of the proposed LC. The results of the extensive simulations, conducted using 32nm CNTFET technology of Stanford University indicate the superiority of the proposed design in terms energy-efficiency and robustness to process, voltage and temperature variations, as compared to the other conventional and state-of-the-art LC circuits, previously presented in the literature. The results demonstrate almost on average 35%, 55%, 90% and 68% improvements in terms of delay, total power, static power and energy consumption, respectively.
Cite This Paper
Behzad Alidoosti, Mohammad Hossein Moaiyeri, "An Energy-Efficient and Robust Voltage Level Converter for Nanoelectronics", International Journal of Modern Education and Computer Science (IJMECS), vol.7, no.5, pp.1-7, 2015. DOI:10.5815/ijmecs.2015.05.01
Reference
[1]M. Alioto, "Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial" IEEE Transactions on Circuits and Systems I, Vol. 59, No. 4, pp. 3-29, 2012.
[2]K. Roy and SC Prasad, "Low-Power CMOS VLSI Circuit Design", John Wiley & Sons, 2000.
[3]Y.-B. Kim, "Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics, "Transactions on Electrical and Electronic Materials, Vol. 11, No. 3, pp. 93-105, Mar. 2010.
[4]M.H. Moaiyeri, , A. Doostaregan and Navi, K., "Design of energy-efficient and robust Ternary circuits for nanotechnology," IET Circuits, Devices & Systems , Vol. 5, No. 4, pp. 285-296, July 2011.
[5]F. Sharifi, M.H. Moaiyeri and K. Navi, "A Novel Quaternary Full Adder Cell Based on Nanotechnology," International Journal of Modern Education and Computer Science, vol. 7, No. 3, pp. 19-25, 2015.
[6]J. Liang, L. Chen, J. Han, and F. Lombardi, "Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs," IEEE Transaction on Nanotechnology, Vol. 13, No. 4, pp. 695-708, Jul. 2014.
[7]S. Sayedsalehi, MH Moaiyeri, and K. Navi, "Design of Efficient and Testable n-Input Logic Gates in Quantum-dot Cellular Automata," Journal of Computational and Theoretical Nanoscience, Vol. 10, No. 10, pp.2347-2353, 2013.
[8]J. Deng, "Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors," PhD thesis, Stanford University, 2007.
[9]A. Raychowdhury, and K. Roy, "Carbon nanotube electronics: design of high-performance and low-power digital circuits," IEEE Transactions on Circuits and Systems I, Vol. 54, No. 11, pp. 2391-2401, Nov.2007.
[10]A. Lin, N. Patil, K. Roy, A. Badmaev, LG De Arco, C. Zhou, S. Mitra, and H.-SP Wong, "Threshold voltage and on- off ratio tuning for multiple- tube carbon nanotube FETs", IEEE Transactions on Nanotechnology, Vol. 8, No. 1, pp. 4-9, Jan. 2009.
[11]F. Yang, et al. "Chirality-specific growth of single-walled carbon nanotubes on solid alloy catalysts", Nature, vol. 510, No. 7506, pp. 522-524, 2014.
[12]Patil N., Lin A., Zhang J., Wei H., Anderson K., Wong H.-S. P. and Mitra S.: ‘Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mispositioned Carbon Nanotubes’ IEEE Transactions on Nanotechnology, Vol. 10, No. 4, pp. 744-750, 2011.
[13]S. R. Hosseini, M. Saberi, R. Lotfi, "A Low-Power Subthreshold Voltage Level Shifter to Above-Threshold," IEEE Transactions on Circuits and Systems II, Vol. 61, Vol. pp. 753-757, 2014.
[14]M. Kumar, S.K. Arya and S. Pandey, "Level Shifter Design for Low Power Applications," International Journal of Computer Science & Information Technology, Vol. 2, No. 5, pp. 124-132, 2010.
[15]R. Puri, L. Stok, J. Cohn, D.S. Kung, D.Z. Pan, D. Sylvester, A. Srivastava, S. Kulkarni, "Pushing ASIC Performance in a Power Envelope," DAC-40: ACM / IEEE Design Automation Conference, pp. 788-793, Anaheim, CA, June. 2003.
[16]M. Moghaddam, M. Eshghi and M.H. Moaiyeri, "A Low-Voltage Single-Supply Level Converter for Sub-VTH / Super-VTH Operation: 0.3V to 1.2V," International Journal of Computer Applications, Vol. 69, No. 2, pp. 14-18, May 2013.
[17]J. Zhang, N. Patil, H.-S.P. Wong, and S. Mitra, "Overcoming carbon nanotube variations through co-optimized technology and circuit design," in Proc. IEEE International Electron Devices Meeting, Dec. 2011, pp. 4.6.1-4.6.4.