International Journal of Engineering and Manufacturing (IJEM)
IJEM Vol. 10, No. 1, 8 Feb. 2020
Cover page and Table of Contents: PDF (size: 549KB)
Multiple Master Communication in AHB IP using Arbiter
Full Text (PDF, 549KB), PP.29-40
Views: 0 Downloads: 0
Author(s)
Index Terms
AMBA, AHB Master, AHB Slave, AHB Arbiter, SOC, Xilinx
Abstract
The major disadvantage of a standard bus topology is the constraint of being able to realize only one communication at a time (the tasks may take place in parallel but the communications are only done in a sequential). As these communications are handled by the bus arbiter, a Bottleneck when the number of communications increases, but also when the bandwidth constraints of several communications become important.This arbitration plays a predominant role because it authorizes communications on the bus but it is also in charge of resolving the conflicts (several requests of communications at the same time). This arbitration implies therefore a limitation on the number of IP connected to the bus to a dozen elements.
This work elaborates the AMBA bus interface with four masters interacting with single memory system, using Arbiter between memory controller and other supporting peripherals. Different module of i.e., AHB MSTER, AHB SLAVE INTERFACE AND AHB ARBITER(round robin algorithm)has been developed with VHDL. Further integration with FIFO, RAM and ROM with memory controller is done. The Four AHB master initiates the operations and generates the necessary control signals on single bus to memory controller with the help of arbiter. The proposed architecture shows the area efficient management as compared to previous researches of multiple data communication in AHB BUS system. The system model is synthesized with Xilinx XC6vx75t-2ff484 and simulated with MODELSIM.
Cite This Paper
Hitanshu Saluja, Naresh Grover. “Multiple Master Communication in AHB IP using Arbiter", International Journal of Engineering and Manufacturing(IJEM), Vol.10, No.1, pp.29-40, 2020. DOI: 10.5815/ijem.2020.01.03
Reference
[1] Shilpa Rao and Arati S. Phadke, “Implementation of AMBA compliant Memory Controller on a FPGA”, IJETEE, 2013.
[2] Archana C. Sharma1, Prof.Zoonubiya Ali, “Construct High-Speed SDRAM Memory Controller Using Multiple FIFO's for AHB Memory Slave Interface”, IJETAE, 2013.
[3] S. Lakshma Reddy, A. Krishna Kumari, “Architecture of an AHB Compliant SDRAM Memory Controller”, International Journal of Innovations in Engineering and Technology, 2013.
[4] Arun G, Vijaykumar T, “Improving Memory Access time by Building an AMBA AHB compliant Memory Controller”, IJARCET, 2012.
[5] Ragab, E., El Ghany, M.A.A. and Hofmann, K., 2018, December. DDR2 Memory Controller for Multi-core Systems with AMBA AXI Interface. In 2018 30th International Conference on Microelectronics (ICM) (pp. 224-227). IEEE.
[6] Jayapraveen. D and T. GeethaPriya, “Design of memory controller based on AMBA AHB protocol”, Elixir International Journal, 2012.
[7] Bevoor, S. and Gowda, P.N., 2017, May. Design of high performance master/slave memory controller for grey scale image transfer. In 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT) (pp. 611-614). IEEE.
[8] KareemullahShaik, Mohammad Mohiddin, Md. Zabirullah, “A Reduced Latency Architecture for Obtaining High System Performance”, IJRTE, 2012.
[9] Hu Yueli; Yang Ben, “Building an AMBA AHB Compliant Memory Controller”, IEEE, 2011.
[10] VarshaVishwarkama, Abhishekchoubey, ArvindSahu, “Implementation of AMBA AHB protocol for high capacity memory management using VHDL”, IJCSE, 2011.
[11] Saluja, H. and Grover, N., 2017. A REVIEW OF AHB PROTOCOLS WITH MEMORY CONTROLLER. International Journal of Pure and Applied Mathematics, 114(10), pp.349-361.
[12] McGee, S.W.; Klenke, R.H.; Aylor, J.H.; Schwab, A.J., “Design of a processor bus interface ASIC for the stream memory controller”, IEEE, 1994.
[13] Datta and V. Singhal, \Formal veri_cation of a public-domain ddr2 controller de-sign," VLSI Design, 2008. VLSID 2008. 21st International Conference on, pp. 475{480,Jan. 2008.
[14] Acasandrei, L. and Barriga, A., 2017. Open Library of IP Module Interfaces for AMBA Bus. In IAENG TRANSACTIONS ON ENGINEERING SCIENCES: Special Issue for the International Association of Engineers Conferences 2015 (pp. 281-294).
[15] Aljumah, A. and Ahmed, M.A., 2015. Design of high speed data transfer direct memory access controller for system on chip based embedded products. Journal of Applied Sciences, 15(3), p.576.
[16] ShashisekharRamagundam, Sunil R. Das, Scott Morton, Satyendra N. Biswas, VoicuGroza, Mansour H. Assaf, and Emil M. Petriu, “Design and Implementation of High-Performance Master/Slave Memory Controller with Microcontroller Bus Architecture”, IEEE International Conference on Instrumentation and Measurement Technology (I2MTC) Proceedings, pp. 10 – 15, May 2014.