International Journal of Information Engineering and Electronic Business (IJIEEB)
IJIEEB Vol. 2, No. 1, 8 Nov. 2010
Cover page and Table of Contents: PDF (size: 1152KB)
Operator Design Methodology and Application in H.264 Entropy Coding
Full Text (PDF, 1152KB), PP.51-58
Views: 0 Downloads: 0
Author(s)
Ziyi Hu
1
Teng Wang
1
Kuilin Chen
1
Zheng Xie
1
Xin.an Wang
1,*
Index Terms
Operator design methodology, rapid design, H264, entropy coding
Abstract
Currently ASIC applications, such as multimedia processing, require shorter time-to-market and lower cost of Non Recurring Engineering (NRE). Also, with the IC manufacturing technology developing continually, from transistor level to logic gate level, the size of design cells in digital circuits is increasing correspondingly. New design methodology is in urgent need to meet the requirement for the developing processing technology and shorter time-to-market in IC industry. This paper proposed the concepts and principles of operator design methodology, then focused on the entropy coding application based on the operators and finally presented the implementation results. The results show that with the proposed methodology, a comparable hardware performance can be obtained against the traditional standard cell based design flow. Furthermore, the design speed can be improved efficiently.
Cite This Paper
Ziyi Hu,Teng Wang, Kuilin Chen, Zheng Xie, Xin'an Wang, "Operator Design Methodology and Application in H.264 Entropy Coding", International Journal of Information Engineering and Electronic Business(IJIEEB), vol.2, no.1, pp.51-58, 2010. DOI:10.5815/ijieeb.2010.01.08
Reference
[1]Liangwei Ge, Song Chen, Takeshi Yoshimura, “Automatic Implementation of Arithmetic Functions in High-Level Synthesis”. In: 9th international conference on solid-state and integrated circuit technology, 2008.
[2]Dai Peng, Wang Xin’an, Zhang Xing, “A Novel Reconfigurable Operator Based IC Design Methodology for Multimedia Processing”. In: TENCON, 2009.
[3]Ziyi Hu, Kuilin Chen, Xin’an Wang. “Operator design methodology and implementation for H.264 entropy encoder”. In :the 2nd international conference on information engineering and computer science, 2010.
[4]Patent(PCT)；“Based on reconfigurable components integrated circuit and design method”；Xin’an Wang, Peng Dai, Ziyi Hu, Yuzhong Jiao；Patent NO. 200810217465.7. (in Chinese)
[5]ISO/IEC 14496-10 and ITU-T Rec. H.264, Advanced Video Coding, 2003.A. Hallapuro, M. Karczewicz and H. Malvar, Low Complexity Transform and Quantization – Part I: Basic Implementation, JVT document JVT-B038, Geneva, February 2002.
[6]Gary J. Sullivan, Pankaj Topiwala, and Ajay Luthra, “The H.264/AVC Advanced Video Coding Standard: Overview and Introduction to the Fidelity Range Extensions”, the SPIE Conference on Applications of Digital Image Processing XXVII, August, 2004.
[7]Iain E. G. Richardson, “H.264 and MPEG-4 Video Compression”, The Robert Gordon University, Aberdeen, UK,pp-160
[8]Szu-Wei Lee and C.-C. Jay Kuo, “Complexity Modeling of H.264/AVC CAVLC/UVLC Entropy Decoders”, 2008 IEEE,pp-1616
[9]Houjie Bi. “A new generation of video compression coding standard—H.264/AVC”. Beijin: Posts & Telecom Press.2005. (in Chinese)
[10]ITU-T. H.264 Recommendations. March,2005.
[11]Dong Tan. “H.264 baseline profile entropy encoder FPGA Implementation. Electronics and Communication Engineering”.2006. (in Chinese)
[12]Hongqi Hu, Jiadong Xu. “Novel high efficiency VLSI implementation of CAVLC in H.264/AVC. Computer Engineering and Applications”. 2008, 44(32). (in Chinese)
[13]Chen T C, Huang Y W，Tsai C Y，etc. “Dual-bloek-Pipelined VLSI architecture of entropy eoding for H.264/AVC baseline profile”, Proeeeding of International SymPosium on VLSI Design, Automation and Test(VLSI-DAT), 2005:271-274.
[14]Lai Yeong-Kang, Chou Chih-Chung, Chung Yu- Chieh. “A simple and cost effective video eneoder with memory-redueing CAVLC”, ISCAS 2005.
[15]Yangyuan Wang, Yunwen Wang. “China's IC Industry Development - from the country of consumption to the power industry”. Science Press, pp. 241.May, 2008.(in Chinese)
[16]P. Coussy, A. Morawiec, “High-Level Synthesis: from Algorithm to Digital Circuit”. Springer, 2008.
[17]D. Pellerin and S. Thibault, “Practical FPGA Programming in C”, Prentice Hall, 2005.