International Journal of Modern Education and Computer Science (IJMECS)
IJMECS Vol. 8, No. 8, 8 Aug. 2016
Cover page and Table of Contents: PDF (size: 741KB)
Study of Recent Charge Pump Circuits in Phase Locked Loop
Full Text (PDF, 741KB), PP.59-65
Views: 0 Downloads: 0
Author(s)
Umakanta Nanda
1,*
Jyotirmayee Sarangi
1
Prakash Kumar Rout
1
Index Terms
Lock in time, lock range, phase noise, Phase locked loop (PLL), reference spur, Voltage controlled oscillator (VCO)
Abstract
This paper reviews the design of phase locked loop (PLL) using recently reported charge pump circuits. Lock time, phase noise, lock range and reference spur of each charge pump circuit are investigated. Though improved charge pump circuits are designed recently, their performance is not as effective as the basic charge pump PLL (CP-PLL). Initially the design of PLL using the basic charge pump is completed in this paper and then the PLL using improved charge pumps are redesigned in CMOS 180 nm technology and simulated using Cadence Virtuoso Analog Design Environment. Finally all the charge pumps are compared with respect to the PLL performances. The current starved voltage controlled oscillator (VCO) used for the design of PLL brings about a tuning range of 119.5 MHz to 2.3 GHz. The PLL using different charge pumps produces a lock time which varies from 204 ns to 329 ns. The other parameters like lock range, phase noise and reference spur are also examined.
Cite This Paper
Umakanta Nanda, Jyotirmayee Sarangi, Prakash Kumar Rout, "Study of Recent Charge Pump Circuits in Phase Locked Loop", International Journal of Modern Education and Computer Science(IJMECS), Vol.8, No.8, pp.59-65, 2016. DOI:10.5815/ijmecs.2016.08.08
Reference
[1]Chen, Yuanfeng, Pui-In Mak, and Yangzhong Zhou. "Self-tracking charge pump for fast-locking PLL." Electronics letters 46.11 (2010): 755-757, 27th May 2010 , Vol. 46 No. 11.
[2]Rhee, Woogeun. "Design of high-performance CMOS charge pumps in phase-locked loops." Circuits and Systems, 1999. ISCAS'99. Proceedings of the 1999 IEEE International Symposium on. Vol. 2. IEEE, 1999.
[3]N. Kamal, S. F. Al-Sarawi and D. Abbott, "Reference spur suppression technique using ratioed current charge pump," in Electronics Letters, vol. 49, no. 12, pp. 746-747, June 6 2013. doi: 10.1049/el.2013.1010
[4]Hwang, M-S., Jaeha Kim, and D-K. Jeong. "Reduction of pump current mismatch in charge-pump PLL." Electronics Letters 45.3 (2009): 135-136.
[5]Fazeel, H. Md Shuaeb, et al. "Reduction of current on VLSI mismatch in PLL charge pump." 2009 IEEE Computer Society Annual Symposium. IEEE, 2009.
[6]Liu, P., et al. "PLL charge pump with adaptive body-bias compensation for minimum current variation." Electronics letters 48.1 (2012): 16-18.
[7]Choi, Y-S., and D-H. Han. "Gain-boosting charge pump for current matching in phase-locked loop." IEEE Transactions on Circuits and Systems II: Express Briefs 53.10 (2006): 1022-1025.
[8]Zhiqun, Li, Zheng Shuangshuang, and Hou Ningbing. "Design of a high performance CMOS charge pump for phase-locked loop synthesizers."Journal of Semiconductors 32.7 (2011): 075007.
[9]Umakanta Nanda, Debiprasad Priyabrata Acharya, and Sarat Kumar Patra. "A new transmission gate cascode current mirror charge pump for fast locking low noise PLL." Circuits, Systems, and Signal Processing, 33.9 (2014): 2709-2718.
[10]Sun, Yuan, Liter Siek, and Pengyu Song. "Design of a high performance charge pump circuit for low voltage phase-locked loops." 2007 International Symposium on Integrated Circuits. IEEE, 2007.
[11]Lee, Jae-Shin, et al. "Charge pump with perfect current matching characteristics in phase-locked loops." Electronics Letters 36.23 (2000): 1907-1908.
[12]Hieu, Ngo Trong, Tae-Woo Lee, and Hyo-Hoon Park. "A perfectly current matched charge pump of CP-PLL for chip-to-chip optical link." Conference on Lasers and Electro-Optics/Pacific Rim. Optical Society of America, 2007.
[13]Juarez-Hernandez, Esdras, and Alejandro Diaz- Sanchez. "A novel CMOS charge-pump circuit with positive feedback for PLL applications." The 8th IEEE International Conference on Electronics, Circuits and Systems, ICECS. Vol. 1. 2001.
[14]Chiu, Wei-Hao, Tai-Shun Chang, and Tsung-Hsien Lin. "A charge pump current missmatch calibration technique for ΔΣ fractional-N PLLs in 0.18-μm CMOS." Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian. IEEE, 2009.
[15]Umezawa, Akira, et al. "A 5-V-only operation 0.6-μm flash EEPROM with row decoder scheme in triple-well structure." IEEE Journal of Solid-State Circuits 27.11 (1992): 1540-1546.
[16]Sawada, Kikuzo, Yoshikazu Sugawara, and Shoichi Masui. "An on-chip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V." VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on. IEEE, 1995.
[17]Lin, Hongchin, Kai-Hsun Chang, and Shyh-Chyi Wong. "Novel high positive and negative pumping circuits for low supply voltage." Circuits and Systems, 1999. ISCAS'99. Proceedings of the 1999 IEEE International Symposium on. Vol. 1. IEEE, 1999.
[18]Lai, Sheng-Yeh, and Jinn-Shyan Wang. "A high-efficiency CMOS charge pump circuit." Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on. Vol. 4. IEEE, 2001.
[19]Pan, Jianbin, and Yuanfu Zhao. "Design of a Charge-Pump PLL for LVDS SerDes." International multi conference of Engineers and Computers Scientists. Vol. 2. 2010.
[20]Mohanty, Sudatta, Madhusmita Panda, and Ashis kumar Mal. "Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator." International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 ISSN 2229-5518.
[21]Bilal A. Shehada, Ahmed M. Serdah, and Aiman Abu Samra. "Enhancing Leakage Power in CPU Cache Using Inverted Architecture." International Journal of Modern Education and Computer Science 5.2 (2013): 12.
[22]Kasht, Swati, et al. "Designing of Charge Pump for Fast-Locking and Low-Power PLL.", International Journal of Computer Technology and Electronics Engineering (IJCTEE), Volume 2, Issue 6, 2012.
[23]Talwekar, R. H., and S. S. Limaye. "Design of high gain, high bandwidth Op-Amp for reduction of mismatch currents in charge pump PLL in 180 nm CMOS technology", World Acad. Sci. Eng. Technol, pp. 590-593, 2010.
[24]Terlemez, Bortecene, and John P. Uyemura. "The design of a differential CMOS charge pump for high performance phase-locked loops", Proceedings of the 2004 International Symposium on Circuits and Systems, Vol. 4, 2004.
[25]Baker, R. Jacob, CMOS: circuit design, layout, and simulation. Vol. 1.John Wiley & Sons, 2008.
[26]Goyal, Bhavana, ShrutiSuman, and P. K. Ghosh. "Design of Charge Pump PLL using Improved Performance Ring VCO", International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT) – 2016.
[27]U. Nanda, D. P. Acharya and S. K. Patra, "Design of a low noise PLL for GSM application," International conference on Circuits, Controls and Communications (CCUBE), 2013, Bengaluru, 2013, pp. 1-4.
[28]Cheng Zhang, Thomas Au, Marek Syrzycki. "A high performance NMOS-switch high swing cascode charge pump for phase-locked loops", 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012.
[29]Sen, Yashpal, and Nitin Jain. "Design and Implementation of Phase Locked Loop Using Current Starved Voltage Controlled Oscillator." Advance in Electronic and Electric Engineering. ISSN: 2231-1297.
[30]Agrawal, Anshul, and Rajesh Khatri. "Design of Low Power, High Gain PLL using CS-VCO on 180nm Technology." International Journal of Computer Applications 122.18 (2015).